Abstract-FINFET terminological in exactitude process reuses a massive part of well accustomed conventional CMOS process. FINFET is a likely-look alternative to conventional MOSFET which has reached its limit and has too much leakage for too little performance gain. FINFET is being suggested as basics for future IC processes because its power or performance benefits, scalability, superior controls over short channel effort etc., In this paper we propose a outlook for scheming accumulator using FINFET for purpose of minimize number of transistor differentiate to CMOS logic. In circuit 
I. INTRODUCTION
Conventional MOSFETs have an indelible problem for large leakage current for gate to channel increasingly unconvincing transistor characteristics. The integrated circuit technology is flourishing at a serious stride since the origination of first MOS microprocessor in 1970. The prime driving force beyond this development is the technique of scaling. The scaling of MOS transistor has evolve in high density, high performance chips. But this miniaturization is obstructed by much awful case that emerges in MOS device as the device size goes on shrinking.
Out of this concern, power dissipation is an extensive complication. CMOS has been used widely in current technologies, but it cause the short channel effect such as DIBL, GIDL, channel length Modulation, mobility degradation etc., In view of the barrier in planar CMOS transistor scaling to preserve tolerable gate to a channel control FINFET based accumulator has been proposed as technology option for restore the existing CMOS technology. The enchantment of FINFET consists in the realization of self-aligned double gate devices with a conventional CMOS process shown in figure-1. This entitle extending the gate scaling following the planar transistor restriction, maintaining a better accomplishment due to low doping concentration in the channel.
In this work the area, delay and power consumption of FINFET accumulator are examined. This result of FINFET accumulator is compared against CMOS based accumulator. 
FINFET Technology
FINFET is mostly used in a current technology. It is a quasi-planar effect transistor and the working principle is similar to the planar MOSFET. The effective width of the FINFET is 2nHfin.FINFET gate consist of double gate transistor and it optimize the power and performance.
Here the double or multiple gates can be used to enhance the electrostatic control. In the conventional planar transistor current flows through the circuits depends only the width of the device (W).Width is the half of the channel length. If the channel scale is down, it necessary to
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Design of low complexity accumulator using finfet for various technologies 228 decrease channel length and transistors which improves the performance of the transistor. In Figure. 2 shows that three dimensional structure of FINFET which consists of source, drain, gate and cross section top view shows that dual gate transistor. FINFET has advantage of reduction in leakage power, operating power, leakage current, transistor gate delay, reduced threshold gate level.
Full adder
Adders have become an important part in this world; there is no design without adder. In VLSI adders used a basics component. Full adder is a combinational circuit that performs the addition operation of inputs bits. Full adder is a core of much digital and analog circuit. It is used as major furbearing circuits for many digital designs. Full adder circuits are analysed for low power consumption, reduced delay and low power products. Design of full adder speed is restricted by size of the transistor, parasitic capacitance and delay in the critical path. The truth table for full adder is given in table1. In the figure.3 four bit full adder is used for 4 bit addition purpose which includes 4 bit inputs (x0, y0), (x1, y1), (x2, y2), (x3, y3) and four sum outputs s1,s2,s3,s4. A carry input z0 is given to the first full adder FA1; the inputs such as z1, z2, z3 are given to the forthcoming full adder FA2, FA3, FA4 respectively. The full adder block FA1 is schematically represented by using FINFET logic. [8] Figure. of digital circuit system and another which tends to consume 30% to 50% of power dissipation. The term accumulator is used in a widely variety of non-computing application and activities, such as electrical engineering (an energy storage device such as rechargeable battery or ultracapacitor) hydraulics (mechanical energy storage devices), in stack trading (a contract or agreement) and even in gambling (parlay bet). Accumulator dramatically improved the performances in the system like this providing a scratchpad area where the result of one operation can be fed in the next one for little or no performance partly. Accumulator size which is depends on the processor type; it can store the final value of the process already perform the task.
FINFET accumulator used 5% of transistor when compared with CMOS technology and also the delay and area are minimized.
III. Analytical result
CMOS accumulator has 6% of power consumption, 5% of area and numbers of transistor used is 13% shown in figure-6 and table-3 these output waveform is shown in XILINX.
Figure.6 CMOS accumulator output waveform
Model Sim realization of accumulator using CMOS logic Table 3 . CMOS accumulator performance Design of low complexity accumulator using finfet for various technologies 232 (6%) (3%) (5%) 13% (5%)
In FINFET accumulator designed by 12%of power consumption, 1% of area and 5% of transistor is used and the output is shown in figure6 and the table4 model sim.
Figure.7 FINFET accumulator output waveform
The above figure represents the output of full adder designed using FINFET accumulator. The major disadvantage in towards circuit is delay. The main motive of every designer is to reduce the delay and power. This is achieved in our design of accumulator using FINFET. In existing model the design of accumulator using CMOS logic yields more delay and increases power consumption due to the usage of increased number of transistors. When the transistor count reduces the power consumption also gradually increases because the leakage power of any circuit designed using CMOS logic uses increased transistor count. This major drawback observed in the CMOS logic design is overcome by our proposed model. The proposed model includes accumulator design using FINFET, the major advantage of using FINFET is reduced transistor and registers, reduced power consumption and delay. Thus our proposed model acts as a good solution to solve all these problems. Hence this proposed model can be easily applied in real time such as smart phones. 
